翻訳と辞書
Words near each other
・ Preferred
・ Preferred Bank
・ Preferred charge
・ Preferred Executable Format
・ Preferred frame
・ Preferred Hotel Group
・ Preferred IUPAC name
・ Preferred number
・ Preferred partnership
・ Preferred pharmacy network
・ Preferred provider organization
・ Preferred Reporting Items for Systematic Reviews and Meta-Analyses
・ Preferred Roaming List
・ Preferred stock
・ Preferred walking speed
Prefetch input queue
・ Prefetcher
・ Prefetching
・ Prefetti di Vico
・ Prefiguration
・ Prefigurative politics
・ Prefix
・ Prefix (acoustics)
・ Prefix (disambiguation)
・ Prefix code
・ Prefix delegation
・ Prefix grammar
・ Prefix hash tree
・ Prefix header
・ Prefix order


Dictionary Lists
翻訳と辞書 辞書検索 [ 開発暫定版 ]
スポンサード リンク

Prefetch input queue : ウィキペディア英語版
Prefetch input queue

Fetching the instruction opcodes from program memory well in advance is known as prefetching and it is served by using prefetch input queue (PIQ).The pre-fetched instructions are stored in data structure - namely a queue. The fetching of opcodes well in advance, prior to their need for execution increases the overall efficiency of the processor boosting its speed. The processor no longer has to wait for the memory access operations for the subsequent instruction opcode to complete. This architecture was prominently used in the Intel 8086 microprocessor.
==Introduction==

Pipelining was brought to the forefront of computing architecture design during the 1960s due to the need for faster and more efficient computing. Pipelining is the broader concept and most modern processors load their instructions some clock cycles before they execute them. This is achieved by pre-loading machine code from memory into a ''prefetch input queue''.
This behavior only applies to von Neumann computers (that is, not Harvard architecture computers) that can run self-modifying code and have some sort of instruction pipelining. Nearly all modern high-performance computers fulfill these three requirements.〔(【引用サイトリンク】url=http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka3839.html )
Usually, the prefetching behavior of the PIQ is invisible to the programming model of the CPU. However, there are some circumstances where the behavior of PIQ is visible, and needs to be taken into account by the programmer.
When the x86-processor changes mode from realmode to protected mode and vice versa, the PIQ has to be flushed, or else the CPU will continue to translate the machine code as if it were written in its last mode. If the PIQ is not flushed, the processor might translate its codes wrong and generate an invalid instruction exception.
When executing self-modifying code, a change in the processor code immediately in front of the current location of execution might not change how the processor interprets the code, as it is already loaded into its PIQ. It simply executes its old copy already loaded in the PIQ instead of the new and altered version of the code in its RAM and/or cache.
This behavior of the PIQ can be used to determine if code is being executed inside an emulator or directly on the hardware of a real CPU. Most emulators will ''probably'' never simulate this behavior. If the PIQ-size is zero (changes in the code ''always'' affect the state of the processor immediately), it can be deduced that either the code is being executed in an emulator or the processor invalidates the PIQ upon writes to addresses loaded in the PIQ.

抄文引用元・出典: フリー百科事典『 ウィキペディア(Wikipedia)
ウィキペディアで「Prefetch input queue」の詳細全文を読む



スポンサード リンク
翻訳と辞書 : 翻訳のためのインターネットリソース

Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.